Original Article | 2023, Vol.45, No.2, pp. 182-188

A power-efficient pipeline based clock gating FIFO for a dual ported memory array

  • 333 Views
  • 381 Downloads

PDF

PDF w/Links

Related Links