Original Article | 2023, Vol.45, No.4, pp. 464-469

Low power design of 16-bit synchronous counter by introducing effective clock monitoring circuits

Vivek Kumar Singh, Abhishek Nag, Apangshu Das and Sambhu Nath Pradhan

pp. 464 - 469

  • 407 Views
  • 776 Downloads

PDF

PDF w/Links

Related Links

Research and Development Office

Website: research.psu.ac.th

Prince of Songkla University

Website: www.psu.ac.th

Thai Journal Citation Index

Website: https://tci-thailand.org

Scopus

Website: https://www.scopus.com

Directory of Open Access Journals

Website: https://doaj.org

Scimago Journal & Country Rank

Website: www.scimagojr.com

Editorial Manager (EM)

Website: https://www.editorialmanager.com