Original Article | 2023, Vol.45, No.4, pp. 464-469

Low power design of 16-bit synchronous counter by introducing effective clock monitoring circuits

Vivek Kumar Singh, Abhishek Nag, Apangshu Das, and Sambhu Nath Pradhan

pp. 464 - 469

  • 295 Views
  • 524 Download

PDF

PDF w/Links